Notice of Allowability	Application No.	Applicant(s)	
	10/774,014	HEMINK, GERRIT JAN	
	Examiner	Art Unit	
	Michael t. Tran	2827	
The MAILING DATE of this communication appearance All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIOF the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this app or other appropriate communication GHTS. This application is subject to and MPEP 1308.	olication. If not includ will be mailed in due withdrawal from issu	ed course. THIS
1. This communication is responsive to communications filed May 19, 2006 through May 23, 2006.			
2. The allowed claim(s) is/are <u>1-33,35-39,52,55-60,63-71 and 74-81</u> .			
3.			
Attachment(s)  1. ☑ Notice of References Cited (PTO-892)  2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)  3. ☑ Information Disclosure Statements (PTO-1449 or PTO/SB/O Paper No./Mail Date 051906&052306; 035/05)  4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material	5. ☐ Notice of Informal P 6. ☐ Interview Summary Paper No./Mail Dat 7. ☐ Examiner's Amendr 8. ☑ Examiner's Stateme 9. ☐ Other	(PTO-413), te ment/Comment	owance

Application/Control Number: 10/774,014

Art Unit: 2827

## **DETAILED ACTION**

1. In response to the Communication dated May 19, 2006 through May 23, 2006, claims 1-33, 35-39, 52, 55-60, 63-71 and 74-81 are active in this application as a result of the cancellation of claims 34, 40-51, 53, 54, 61, 62, 72 and 73.

## Information Disclosure Statement

2. The information disclosure statements filed May 19, 2006 and May 23, 2006 have been considered.

## **Drawings**

3. The drawings filed February 06, 2004 have been approved.

## Allowable Subject Matter

- 4. Claims 1-33, 35-39, 52, 55-60 and 63-81 are allowable over the prior art of record.
- 5. The following is an Examiner's statement of reasons for the indication of allowable subject matter: the prior art of records does not show (in addition to other elements in the claim) the following:
  - Boosting through some of the word lines electrical potential(s) of channel regions
    of the first string of transistors by coupling voltage levels to at least some of the
    transistors in the first string to reduce program disturb, wherein the electrical

potential(s) of the channel regions of some of the transistors in the first string are/is boosted so that breakdown at the drain or source side of the one select transistor in the first string is reduced to such an extent that it does not result in a change of the first transistor's desired charge storage state to a different charge state.

- Boosting through some of the word lines electrical potential(s) of channel regions
  of the first string of transistors by coupling voltage levels to at least some of the
  transistors in the first string to reduce program disturb, wherein the electrical
  potential(s) of the channel regions of some of the transistors in the first string
  are/is boosted so that such boosting does not result in a change of the first
  transistor's desired charge storage state to a different one of the more than two
  possible charge states.
- Boosting electrical potential(s) of channel regions of the first string of transistors by coupling boosting voltage levels to at least some of the transistors and a voltage level to the first transistor in the first string to reduce program disturb, wherein the voltage level coupled to the first transistor is different from that/those coupled to other transistors in the first string when a program voltage level is applied to the control gates coupled to the second and third transistors.
- Coupling second voltage level(s) that are or is less than the first voltage level(s)
  to at least two adjacent charge storage transistors in the second string between
  the selected word line and the source line, said second voltage level(s) being
  such that a channel area of the second string on the source side of the at least

Application/Control Number: 10/774,014 Page 4

Art Unit: 2827

two adjacent transistors is electrically isolated from the transistor in the second string controlled by the selected word line to reduce program disturb, said second voltage level(s) including a voltage level at or about 0 volts and a positive voltage level.

- Coupling second voltage level(s) that are or is less than the first voltage level(s) to at least two charge storage transistors in the second string between the selected word line and the source line, said second voltage level(s) being such that a channel area of the second string on the source side of the at least two transistors is electrically isolated from the transistor in the second string controlled by the selected word line to reduce program disturb, said second voltage level(s) including a voltage level at or about 0 volts and a positive voltage level.
- Applying second voltage level(s) that are or is less than the first voltage level(s) to word lines controlling the two sets of adjacent transistors to turn off at least one transistor in each set, to reduce program disturb, wherein the second voltage level(s) contain(s) at least one voltage level such that an unprogrammed transistor in the first string coupled to such at least one voltage level will be turned on but a programmed transistor in the first string coupled to such at least one voltage level will be turned off, said second voltage level(s) applied to the first set of transistors including a voltage level at or about 0 volts and a positive voltage level.

Application/Control Number: 10/774,014 Page 5

Art Unit: 2827

• Coupling second voltage level(s) that are or is less than the first voltage level(s)

to at least one second charge storage transistor in the second string between the

selected word line and the source line such that a channel area of the second

string on the source side of the at least one second transistor coupled to the

second voltage is electrically isolated from the transistor in the second string

controlled by the selected word line, said second voltage level(s) including a

positive voltage level.

6. Any comments considered necessary by applicant must be submitted no later

than the payment of the Issue Fee and, to avoid processing delays, should preferably

accompany the Issue Fee. Such submissions should be clearly labeled "Comments on

Statement of Reasons for Allowance."

Conclusion

7. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Michael T. Tran whose telephone number is (571) 272-

1795.

8. Any inquiry of a general nature or relating to the status of this application should

be directed to Group receptionist whose telephone number is (571) 272-1650.

Michael T. Tran

July 10, 2006

MICHAEL TRAN

PRIMARY EXAMINATION